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Overview 
This project aims to achieve the design and construction of a class E RF power 
amplifier (PA) with the maximum efficiency in 2GHz band. This device will be 
used for broadband wireless transmissions. In addition, the other objective is to 
experiment the PA behavior in front of different input signals. 
The first part of the project presents, to sum up, the state of the non-linear 
amplifications, focusing on the most modern design techniques. In this part we 
will present the transistor that will be used in the circuit assembly, CGH-
40006P 
Next chapter describes the basic steps you should follow in order to design a 
high power class E RF amplifier. The switching mode conditions and the bias 
network will be chosen too. Then the input matching network will be designed 
using simulation software and a pre-designed load network which is suggested 
to complete the class E amplifier. After that, the proposed circuit will be 
simulated for its optimization and subsequent construction. 
Amplifier measurements will be the same as the simulated ones. In this section 
we will see the differences between the simulated and the real circuit. On this 
part it will be described the procedure of connecting the devices properly and 
how to get reliable measures too. 
Finally we will add a conclusions chapter where we will value the experience of 
the non-linear RF power amplifier design and construction project at high 
frequency (2 GHz). We will add our own results too, as well as the comparison 
with the expected values, taking note of the events that there might have 
happened for achieving the project goals or not. 
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1 Chapter 1. – Introduction 
The main goals of the Thesis Master are to design and assembly an E class RF 
power amplifier to operate at 2GHz band to transmit signal of wideband wireless 
technology. 
The first part of the thesis explains the state of art about non-linear amplifiers 
because nowadays is a landmark in mobile applications that has been studying 
their application in the coming years.  This transistor presented can be also 
used so as to design a RF amplifier. The transistor used to design the RF 
amplifier is presented too in this section. 
In the next chapter explains basic steps of designing an E class amplifier. It 
shows how to choose an appropriate work point by theoretical studies of 
transistor characteristics. It explains how to design an input network adapting 
source power to transistor and finally we will consider different load networks, 
as well. 
We have used some software tools to design input matching network like Smith 
program and then we have used Txline program to convert electrical lengths 
into physical lengths depending on the used materials. 
Once the amplifiers characteristics has been defined we will proceed to 
simulate the proposed circuits, studying mode operation, voltage waveform into 
drain and load, efficiency and PAE simulations and finally some power 
simulations in order to have an idea of the E class amplifier behavior. 
All simulations will be done by ADS (Advanced design system) simulation circuit 
software. Physical circuit design will be assembled by same software in order to 
obtain most reliable results when we will solder the components. 
Thought-out, the measures chapter we will see the final results of the 
assembled class E RF amplifier. We will measure gain, 1dB compression point, 
efficiency, PAE (Power Added Efficiency), phase response and group delay. We 
will show differences in the results according to use or not low pass filters into 
the bias network. 
To perform these measures we will use basically the spectrum analyzer but we 
will use a wattmeter and a hall probe in order to obtain the most accurate 
results. During this chapter we will show how to connect any device to the 
laboratory instruments in order to measure it correctly. At the end we will see if 
initial specifications have been satisfied and if we can do some modifications 
into the circuit to obtain best values results and values. 
Finally we will conclude with a chapter where we will evaluate the experience of 
designing and building a high frequency E class amplifier. Furthermore, we will 
add the final result and compare it with expected values evaluating what could 
happen when satisfied or not specified goals. 
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2 Chapter 2. – Non-linear amplifiers 
2.1 State of non-linear amplifiers 
Modern wireless communication systems have evolved to support an increasing 
number of subscribers and provide a higher data rate services within the limited 
frequency resources. 
Looking at the picture 2.1 we can see a dc power supply for a PA with and 
without the supply voltage modulation technique. Whereas amplifying non-
constant envelope modulated signals, the PA with a fixed supply voltage is 
adjusted for maximum power level and dissipates a lot of dc power at lower 
power. This inefficient operation consumes a lot of internal power and 
generates heat. Therefore, the transmitters require additional thermal 
management equipment to guarantee their reliability, which increases the cost 
and size of the systems. On the other hand we have the concept of the supply 
modulated PA. Compared to PAs with fixed supply voltage, the dc supply is 
controlled appropriately to amplify the signal, and the dissipated power of the 
PA is minimized. 
 
Picture 2.1 Difference between general power amplifier  
and supply-modulated power amplifier. 
Use of high PAPR signals result in the power amplifier (PA) operating at a large 
enough back-off to satisfy the stringent linearity requirement. However, in this 
region, the efficiency of the PA is very low. To improve the low efficiency in the 
back-off region, different techniques have been boosted to improve those 
techniques which have been considered over time. Recently, due to high-
efficiency capabilities, supply voltage modulated PAs, such as envelope 
elimination and restoration (EER), hybrid-EER (H-EER), and envelope tracking 
(ET) technique.  
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Excellent experimental results have been reported using the various device 
technologies and modulated signals. 
2.1.1 Envelope Elimination and Restoration Transmitters 
The EER transmitter shown in picture 2.2 theoretically presents very high 
efficiency over the entire power range with good linearity. 
 
Picture 2.2 Envelope elimination and restoration scheme 
In this architecture, since the input power of the PA is always a constant 
envelope signal containing the phase information only, it seems that there are 
nonlinearities related to the variation of the input power, such as amplitude 
modulation to amplitude modulation (AM-to-AM) and amplitude modulation to 
phase modulation (AM-to-PM). However, the envelope is ideally recovered by 
the drain bias modulation, which can create many practical problems. Although 
bias modulation leads to possible usage of highly efficient PAs with poor 
linearity for linear amplification, the constant envelope signal, whose level is 
enough to saturate the PA at high supply voltage level, with the phase 
information is too large to be useful at a low power level, leading to a low gain 
and power-added efficiency (PAE). 
It induces leakage from the input signal to the output signal and results in a 
nonlinear VDD-to-AM characteristic. Additionally, the equivalent circuit model of 
the PA is changed according to the supply voltage, and the out-put capacitance 
becomes the most important variable, generating a large phase distortion. The 
phase signal has a wide bandwidth due to signal regrowth during the nonlinear 
conversion from the Cartesian to polar signal and creates a difficulty for the 
design of the PA. 
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2.1.2 Hybrid-EER Transmitters 
To maintain the high efficiency of the EER transmitter and reduce the stringent 
requirements of time alignment and wide bandwidth, the H-EER architecture 
has been proposed, as depicted in picture 2.3. 
Although the supply voltage applied to the drain of the PA is still the envelope 
signal A(t), the input of the PA is a complex-modulated signal in the H-EER 
transmitter.  
 
 
Picture 2.3 Hybrid-EER Transmitter scheme 
 
This alleviates the wide bandwidth requirements of the PA, increasing the gain 
and PAE, and reducing the input leakage of the transmitter by reducing the 
input power. Moreover, the H-EER has lower sensitivity to the time mismatched 
between the envelope and RF paths than the conventional EER transmitter. 
However, the H-EER transmitter still has serious VDD-to-AM and VDD-to-PM 
nonlinearities in the low supply voltage region, as shown in Figure 4, because of 
its small transconductance characteristic and the rapid changes of the nonlinear 
components such as CDS and CGD in this region. 
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2.1.3 Envelope Tracking Transmitters 
Similar to that of an H-EER transmitter, the input signal of the PA is not a 
constant envelope signal with phase information but a complex-signal envelope.  
In picture 2.4 there is a representation of an ET transmitter system. 
 
Picture 2.4 Envelope Tracking transmitters 
This transmitter has advantages of the H-EER transmitter, such as less precise 
time alignment between the envelope and RF paths. Moreover, unlike the 
conventional EER and H-EER schemes, the envelope signal injected into the 
PA is no longer the original envelope signal A(t) extracted from I(t) and Q(t) but 
is adjusted for optimized performance. 
While the envelope signal of the EER/H-EER amplifier increases linearly, that of 
the ET transmitter does not. Voffset is equal to or greater than the knee voltage 
(the voltage at which the IDS curves transition from the linear region, where IDS 
depends on both VGS and VDS, to the saturation region, where IDS depends 
mainly on VGS and not VDS) of the power transistor to avoid operation in the 
strongly bias-dependent region. 
By operating above the knee voltage, the severely nonlinear behavior of the PA 
is prevented. In addition, since PAs for the ET architecture operate at a higher 
supply voltage than that of the EER/H-EER transmitter, they provide higher 
output power over the whole input range, leading to increased gain. For high 
efficiency, PAs for the EER/H-EER and ET transmitters are operated in a 
saturated state for all envelope amplitudes applied to the PAs. Also, the PA for 
the ET operation has higher efficiency than the EER/H-EER transmitter 
because of the reduced knee voltage effect and nonlinear capacitance 
impedance mismatch. Traditionally, linear PAs such as class AB amplifiers are 
utilized in ET transmitters to obtain good linearity with high efficiency. 
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2.1.4 Advanced Supply-Modulated Power Amplifier: The Doherty 
Envelope Tracking Transmitter 
We next present a design example showing how a high-power amplifier can be 
implemented using the supply-modulated techniques described above. 
 Currently, the Doherty PA and EER/ET transmitter are the most popular 
architectures, providing high efficiency over high instantaneous dynamic range 
for the signals required for modern wireless communication systems.  
 
 
Picture 2.5 The Doherty Envelope Tracking Transmitter scheme 
The Doherty amplifier shows good efficiency at the back-off power level, its high 
efficiency is maintained only to around the 6 dB back-off region. In EER/ET 
architectures, the efficiency drop at low supply voltages and insufficient 
efficiency of the supply modulator for high crest factor signals limit high-
efficiency operation for wide instantaneous power ranges.  
To overcome the disadvantages of each transmitter, the Doherty PA assisted by 
the supply modulator was introduced as an advanced supply modulated PA. 
Picture 2.5 shows a block diagram of the Doherty ET transmitter. Since the 
carrier amplifier generates most of the RF power for the modulation signal, it is 
not effective to modulate the supply voltage of the peaking amplifier. Thus, the 
carrier PA is modulated using the properly reshaped envelope signal. 
Modulating the supply voltage of the carrier amplifier for the Doherty amplifier 
mainly boosts the efficiency of the amplifier in the low-power region. Since the 
supply voltage is modulated from the 6 dB back-off level, high efficiency in the 
high power region is achieved from the load modulation characteristic of the 
Doherty amplifier. It provides an extended dynamic range of 6 dB.  
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Moreover, since only the supply voltage of the carrier amplifier is modulated 
from the 6 dB back-off level, the PAPR of the supply voltage amplified by the 
hybrid switching amplifier is reduced by 6 dB. The efficiency of hybrid switching 
amplifiers is closely related to PAPR of the input signal, and is lower for high 
PAPR signals.  
The modulation scheme used in the Doherty amplifier significantly enhances the 
efficiency of the supply modulator because the envelope signal injected into the 
carrier PA has 6 dB lower PAPR than conventional one. Thus, improved 
efficiency results in better transmitter performance because the efficiency of the 
supply modulator is directly related to the overall efficiency of the supply-
modulated PA. 
  
Non-linear amplifiers   9 
2.2 Transistor election 
A previous requirement of this project is to use the CGH40006P transistor 
manufactured by CREE due to laboratory availability. 
Cree’s CGH40006P is an unmatched, gallium nitride (GaN) high electron 
mobility transistor (HEMT). The CGH40006P, operating from a 28 volt rail, 
offers a general purpose, broadband solution to a variety of RF and microwave 
applications. GaN HEMTs offer high efficiency, high gain and wide bandwidth 
capabilities making the CGH40006P ideal for linear and compressed amplifier 
circuits. 
This transistor has up to 6GHz operation bandwidth, more or less 13dB Small 
Gain at 2GHz, 28 Volts operation and a 65% efficiency when Pin = 32dBm. 
These characteristics make transition suitable for: 
 2-Way private radio 
 Broadband amplifiers 
 Cellular infrastructure 
 Test instrumentation. 
 
Picture 2.6 CGH4006P package 
We have contact with CREE manufacturer and provide us a nonlinear model of 
the transistor for ADS software in order to simulate the nonlinear behavior of a 
class E amplifier. 
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3 Chapter 3. - Basic design 
3.1 Class E operation 
The Class E amplifier is based on the hypothesis that the active device is 
operated as a switch, which is different from the usual current source mode, 
regardless of whether a voltage (FET) or current (BJT) controlled device is 
adopted. Its popularity is mainly due to the relatively simple and closed-form 
design relationships, recently improved for microwave applications, and to the 
inherent robustness to circuit parameter variations. 
The basic (and historical) circuit topology of a Class E PA is depicted in picture 
3.1, where active device is represented by an ideal switch. Among the various 
passive components included into the loading network, particular attention must 
be devoted to the capacitor Cp. Such capacitor, in fact, incorporates the device 
output parasitic reactance, the circuit stray capacitances and, eventually, the 
contribution of an external capacitor, according to the requirements of the circuit 
conditions (as will be outlined later). The value of such a capacitor has to be 
constrained to a level not able to short-circuit all the voltage harmonics, which 
have to survive and to be considered in the ideal circuit analysis. 
Current and voltage waveforms on the active device arising from the Sokal 
initial idea are represented in picture. 3.2: they were based on the assumption 
that no power has to be dissipated in the active device, or passed to the 
external load at harmonic frequencies. To fulfill such conditions, proper behavior 
of the ideal switch and the loading network in the ON-OFF states has to be 
guaranteed. In particular, the following conditions have to be ensured: 
 Voltage across the active device has to be minimized while current is 
flowing (i.e. Zero Voltage Switching, ZVS condition). 
 Current across the device has to be minimized whenever a non-zero 
voltage drop is present. 
 Duration of any unavoidable condition in which both current and voltage 
exists simultaneously has to be minimized, i.e. the switching time has to 
be minimized, for instance through the use of a suitable driving signal 
(i.e. Zero Voltage Derivative Switching, ZVDS condition). 
 
Picture 3.1 Circuit schematic of a Class E power amplifier 
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Picture 3.2 Idealized current and voltage waveforms 
The simplified analysis of the circuit in picture 3.1 is carried out by assuming 
ideal switching behavior for the active device, and the output network designed 
in order to fulfill simultaneously all the conditions previously listed. As a result, 
the device voltage waveform is determined by the switch when it is in its ON 
state and by the transient response of the loading network when it is in its OFF 
state. 
The analysis is performed considering only the output network behavior, thus 
neglecting input signal required to operate to active device as an ideal switch. 
Furthermore, the RF choke is assumed to be an ideal open circuit for all 
harmonics, and no losses are accounted for the external elements in the circuit. 
The only resistive part of such a circuit, in fact, is represented by the external 
resistive load R, to which the active RF power is obviously provided. Assuming 
that the series resonator Ls – Cs behaves as an ideal filter, i.e. with an infinite 
quality factor, at the angular fundamental frequency ω, the current iL(t) flowing 
through the external load can be assumed to be a purely sinusoidal waveform 
and it is therefore represented as: 
   ( )          (     ) 
IRF provides its amplitude. The angular frequency ω is clearly related to the 
resonator elements: 
  
 
√    
 
The corresponding current itot(t) flowing through the parallel combination of the 
active device (transistor) and the capacitor Cp is always a DC-offset sinusoidal 
waveform, given by: 
     ( )            ( )                    (     ) 
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3.2 Transistor polarization 
Transistor polarization is the most important point in a class E amplifier design. 
We have to choose correct voltages for gate and drain to provoke transistor for 
a class E operation mode. 
 
Picture 3.3 Class E @5GHz amplifier intrinsic load curve 
Class E transistor operation describes a region in the polarization curves 
graphic how we can see in picture 3.3. We have to choose a specific value of 
VGS that fulfills current and voltage drain specifications of the transistor. 
Procedure method is the next one: 
1. Select VGS curve that provides expected drain current to saturation mode. 
2. Select a VDS voltage that is supported for our transistor. 
In our case, the transistor datasheet doesn’t provide this information we have 
simulated polarization curves with ADS software. This software has a 
component called FET curve Tracer that provides polarization curves of any 
FET based transistor. 
 
Picture 3.4 ADS curve tracer 
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In the following graphic 3.5 we can see the polarization curves from all the 
operation range of transistor (from 0V to 30V in the drain). VGS  range goes from 
-5V to 2V. 
 
Picture 3.5 CGH40006P simulated polarization curves with class E region 
Once we have delimited class E region, we have to choose VGS and VDS to force 
switching mode in the transistor. 
 
Picture 3.6 Elected VGS & VDS  
We have to do an image expansion of polarization curves in order to select a 
correct polarization point. These are elected values: 
 
 
 
  
 VGS =  -3V 
 VDS = 28V 
 IDS= 100mA 
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3.3 Matching networks 
Our next step in the design of the amplifier is to determine both matching 
networks. Usually we use discrete reactive elements, like inductances and 
capacitors, but in our case we cannot use them because we are working in a 
very high frequency and we cannot predict it behavior at these frequencies. 
Our goal is to adapt both, input and output transistor impedance to generator 
function and load respectively. 
In amplifier design we usually adapt input and output to achieve maximum 
transmission power from source to transistor and from transistor to load. In a 
class e amplifier we will adapt input to achieve maximum transmission power 
and the output to obtain maximum efficiency. 
These initial specifications determine matching networks will be done with 
microstrip transmission lines. 
 
Picture 3.7 Amplifier bloc diagram 
 
First we have to know source and load coefficient reflections. Next equations 
show us how to determine them. 
In general: 
 &   
Using these two equations with specific impedance of our circuit (50Ω) we can 
obtain reflection coefficients only depending on transistor’s S parameters. 
Processing all calculations we obtain: 
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3.3.1 Input matching network 
Input matching network design has been done using Smith Program. One 
function of this program is to calculate and design different matching networks 
over Smith’s Chart. 
This program has different options like bandwidth selection design or selection 
components that compose matching network. 
As we have seen at the beginning of matching network point, source reflection 
coefficient depends only of S11 transistor’s parameter. 
 
Picture 3.8 S parameters @ 2 GHz provided by manufacturer 
 
Using S11=0.829 / -175.27º provided in previous table we have to follow a path 
around Smith’s Chart showed in picture 3.9 in order to match our transistor to 
50Ω circuit impedance 
.  
 
 
Program also provides us a structure of the network that we have to implement 
later on the real circuit. 
Circuit surface is microstrip type and these kinds of surfaces are composed by 
dielectric layer between two thin conductor surfaces. 
In a microstrip circuit electromagnetic waves do not have the same behavior 
due to the presence of air at the top of the circuit, with different propagation 
Frequency Mag S11 Ang S11 Mag S21 Ang S21 Mag S12 Ang S12 Mag S22 Ang S22 
2.0 GHz 0.829 -175.27 5.98 58.74 0.028 -8.08 0.386 -104.58
Picture 3.9 Path around Smith’s 
chart 
 
Picture 3.10 Transmission lines 
structure and length 
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speeds inside dielectric layer and conductor surface. We tried to mitigate this 
effect by calculating which should be the dimension’s lines with specific 
software that compensates for these losses. 
Transmission lines length is provided in function of the wavelength. This 
information is very useful because brings us an easy way to convert this 
electrical length to a real length. 
To perform this conversion we need specific software called TxLine. 
 
Picture 3.11 Txline capture 
We have to introduce material parameters and select type of electrical board to 
calculate lines size. Txline software not only converts from electrical length to 
physical size but, he also convert. This last feature is very useful if we have a 
physical circuit and we want to analyze them theoretically. 
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3.3.2 Load network 
In a class E power amplifier, the transistor operates as an ON-OFF switch and 
the shapes of the current and voltage waveforms provide a condition where the 
high current and high voltage does not overlap simultaneously, to minimize the 
power dissipation and maximize the power amplifier efficiency. Such an 
operation mode can be realized for the tuned power amplifier by an appropriate 
choice of the values of the reactive elements in its load network. 
To simplify analysis of a load network in a class E amplifier we have to 
consider: 
 The transistor has zero saturation voltage, zero saturation resistance, 
infinite off-state resistance and its switching action is instantaneous and 
lossless. 
 The total parallel capacitance is independent of the collector and is 
assumed to be linear. 
 The loaded quality factor QL of the series resonant L0C0 circuit is high 
enough in order the output current to be sinusoidal at the carrier 
frequency. 
 There are no losses in the circuit except only into the load R. 
 For optimum operation mode a 50% duty cycle is considered. 
The resultant transmission-line topology of the Class-E load network including 
also the matching properties can be designed based on a lumped circuit 
prototype. The design procedure includes the following steps: 
1. Calculation of the optimum Class-E load network parameters (shunt 
capacitance C, series inductance L and load resistance R) based on the 
specified supply voltage Vcc and power delivered to the load PL. 
2. Design of the lumped-element circuit to match the optimum load 
resistance R with standard load resistance of 50V at the fundamental 
frequency, also providing the adequate harmonic suppression. 
3. Transformation of the lumped-element circuit into a transmission-line 
circuit carefully observing the impedances at the higher harmonics. 
4. Circuit simulation to validate its operation and component parameters to 
obtain Class-E approximation. 
5. Transformation of the transmission-line equivalent circuit into a 
distributed microstrip layout. 
In our case we have studied some pre-designed load networks transmission 
line based. All networks topologies try to minimize negative harmonic effect on 
the main signal. 
First load network (picture 3.12) is composed by two λ/4 transmission lines at 
90º that performs a high attenuation on the second harmonic. Second harmonic 
frequency is 4GHz. Also we can see in the picture DC block capacitor in front of 
the load resistance. 
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Picture 3.12 Load network with λ/4 transmission lines 
Second load network (picture 3.13) is composed basically by two transmission 
lines but the first out is trunked at 30º by an stub of 30º in order to perform a 
good attenuation level in the second & third harmonic.  
 
Picture 3.13 Load network with transmission lines of 30ºlength 
Finally we have chosen the first topology of network because the third harmonic 
is so far from main harmonic and we prefer a very high attenuation at the 
second harmonic. 
To convert electrical length to physical length we have used  the same software 
that input network: Txline. 
In chapter 4 we will simulate spectrum behavior of  the first proposed topology 
and we will analyze if this proposed load network fulfills power amplifier 
requirements. 
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3.4 Bias Network 
We have decided to supply gate and drain of our transistor with independent 
voltages (from different power supply) in order to center us only in the amplifier 
design. 
This gives us more freedom to optimize the circuit and less problems because, 
if it is necessary, on final it will be solved in a single power source. To make fine 
this dual power use two different power supplies with the common ground in 
order to have the same potential reference. 
We must be very careful when bringing power to each of the node of the 
transistor. In fact our circuit works simultaneously with an RF signal and a 
continuous supply signal.  
Polarization networks can do two different functions at the same time. The first 
function is to drive signal power from power supply to the gate or to the drain 
filtering possible ripple, which could be detrimental to our amplifier if it 
generates gain modulations or non-linearity’s. The second function is to prevent 
the RF signal goes to the power cables, which would produce unwanted 
couplings (possible oscillations) and loss of energy, radiated by the actual 
cables, that will not arrive to the antenna. 
In this amplifier’s design we have chosen a polarization network composed by 
stuns and transmission lines at 90°, RF chokes and decoupling capacitors (low 
pass filters). 
RF choke have the property of attenuating RF signals that flows to the power 
supply and to facilitate current supply to transistor at the same time. 
 
Picture 3.14 Bias Network 
You can see in the picture 3.14 how RF signal has to cross two transmission 
lines of length λ / 4 to reach the RF choke with the same characteristics as the 
gate voltage point or drain respectively. If only crossed one line it would cause a 
short circuit in the terminals of the choke and would not function for which it was 
designed. With this combination we can assure a very powerful bias network. 
Bias network design has changed during measure process because we have 
observed that resistances and decoupling capacitors, to eliminate ripple from 
power supply, generate more power consumption and it affects seriously 
amplifier efficiency. 
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4 Chapter 4. - Simulations 
Throughout simulations chapter we will talk about what kind of simulations we 
have done to our amplifier.  
The software used to perform simulations is Advanced Design System 2008 
(ADS 2008) from Agilent. This software is specially designed to make and 
simulates high frequency RF circuit. It provides us the possibility of making a 
layout of our circuit. 
In a class E amplifier it is interesting to see amplifier switching effect, for this 
reason we have performed some simulations to observe this phenomenon just 
at transistor’s output and in the load. 
 
Picture 4.1 Proposed Class E amplifier circuit 
In the previous figure we can observe the whole circuit with different 
components that’s help us to simulate it behavior. 
Also we have done overall simulations to the circuit. We have test the efficiency, 
PAE (Power added efficiency), the gain and we have made a spectrum study. 
4.1 Drain simulations 
Signal power comes out from transistor’s drain and it’s in this place where 
switching effect is produced. It’s interesting to view current and voltage 
waveform and observe this effect. Also we can analyze both waveform if 
simulation results are similar than expected. 
The first parameter to consider is the current waveform in the drain. If switching 
effect is produced we will see a square wave over time with a switching period 
of 2 GHz.  
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All current waveform has been simulated with an input signal of: 
 One tone @2GHz 
 Input power: 22.5 dBm 
 No modulation 
 
Picture 4.2 Drain current waveform 
In the previous picture 4.2 the software shows us how transistor is switching 
between saturation to ohmic zone and vice versa. If we calculate signal average 
we can predict overall consumption from source power. 
Picture 4.3 shows drain voltage waveform and we can appreciate how signal 
have a continuous component around 28V. This continuous component belongs 
to 28V transistor polarization. 
 
 
Picture 4.3 Drain voltage waveform 
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Voltage waveform is not a perfect sinusoidal because transistor saturation 
generates a lot of harmonics over spectrum. Also we can observe signal 
frequency is 2GHz. 
 
Picture 4.4 Drain Spectrum 
The previous picture shows us the spectrum at drain’s point. The transistor has 
generated a lot of harmonics due to saturation operation. The existence of 
these undesired signals it’s a problem in this case because they have a strong 
power, around 20-25dbm. 
Another point to stress is the difference between the first and the second 
harmonic, it’s only 10-15dB. 
The spectrum confirms us results observed on current and voltage waveform 
because a sequence of harmonic over frequency generates a square voltage 
signal how we have seen in the picture 4.3. 
The next step is try to reduce harmonics power putting a load network at 
transistor’s output. 
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4.2 Load simulations 
On circuit output we have put a 50Ω load in order to represent any electronic 
device or simply an antenna. We have followed same scheme than drain to 
simulate circuit behavior at this point. 
 
Picture 4.5 Load current waveform 
We can estimate power consumption from picture 4.5. This graphic shows us 
load current waveform and it’s interesting to say that current waveform is 
aligned with voltage waveform due to load network. 
 
Picture 4.6 Load voltage waveform 
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Voltage waveform in picture 4.6 shows us a signal with some of harmonics 
filtered and a disappearance of the continuous signal component. The first 
effect is caused by load network and its ability of harmonic filtering. The last 
effect is due to placement of a capacitor (high pass filter) between load network 
and load resistance to block DC voltage. 
DC component doesn’t provide us any useful information in a class E amplifier 
and in addition it can seriously damage our measure instruments. For this 
reason it is interesting to eliminate DC component in the same circuit. A 
capacitor is a reactive element that doesn’t consumes power and doesn’t affect 
to circuit behavior. 
 
Picture 4.7 Output Spectrum 
Power spectrum at the circuit’s output is showed in picture 4.7. It’s interesting to 
stress how second harmonic is reduced around 30 dB 
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4.3 Overall simulations 
In this section we analyze simulations about the global class E amplifier. We 
have done simulations of gain, power, efficiency, power added efficiency and 
consumption in order to characterize the power amplifier. 
Begin to start simulations we have to define simulations limits according to 
transistor operation. In picture 4.8 we can see how first of all is defined what 
substrate we will use in the real circuit, and then we define two different sweep 
plan of input power; one for power simulations and other for the harmonic 
balance. 
Some variables are defined in the simulation in order to help us changing circuit 
parameters. 
 
Picture 4.8 ADS simulation components 
 
4.3.1 Gain simulations 
A basic parameter of a general amplifier is power gain. Normally when we want 
to show the gain if an amplifier we show a graphic of gain in front of the 
frequency called S parameters. In our case it is not possible because a class E 
amplifier it is not linear and we cannot show this measure. 
For this reason we show gain in front of output power. We have chosen output 
power because in a class E amplifier is the most important parameter after the 
efficiency or PAE. 
Gain simulations (picture 4.9) show us a stable gain of 20dB between 20dBm to 
38 dBm. Other amplifier characteristics we can extract from this graphic, for 
instance, maximum output power that is situated around 40 dBm. 
Another measure related to gain is the input power vs output power graphic 
where is showed in picture 4.10. 
Graphic slope corresponds to amplifier gain (20 dB), which it coincide with 
transducer power gain graphic. 
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Picture 4.9 Amplifier’s gain vs Output Power 
From picture 4.10 we can extract what is 1dB compression point. This point it is 
when amplifier give us a gain level of -1dB in front of gain gived until now. 
 
 
Picture 4.10 Power graphic 
This measure indicates maximum input power level in a linear amplifier to 
maintain a linearity system. But in switching amplifier indicates optimum input 
power level point between gain and efficiency. 
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4.3.2 Efficiency simulations 
In this section we will talk about efficiency simulations. These simulations 
includes simulated measures of efficiency and power added efficiency, all of 
them analised under the point of view of input and output power. 
4.3.2.1 Efficiency 
Efficiency is defined by the ratio between output power and input power. We 
can use the following equation: 
  
      
   (  )
 
In a class E power amplifier we expect a very high efficiency (about 75%) but 
we are limited by transistor’s characteristics which it give us a maximum 
efficiency of 65% where input power is 32 dBm in class AB operation. 
 
Picture 4.11 Efficiency graphic 
If we analise this last datasheet with all simulation done until now, we can see 
that 32 dBm input power has no sense in any application because transistor has 
his saturation point at 22,5 dBm. 
Finally, forcing transistor operating in class E mode we have reached an 
expected efficiency about 65% at 22,5 dBm input power. 
This result implies that theoretically we will have 65% efficiency with a gain 
about 18 - 20 dB and an output power of 40 dBm. 
It is a very good result thinking about  the transistor has not been designed to 
operate in class E mode.  
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4.3.2.2 Power Added Efficiency (PAE) 
The power added efficiency (PAE) is a metric for rating the efficiency of a power 
amplifier that takes into account the effect of the gain of the amplifier. It is 
described by the following equation: 
    
             
   (     )
 
 
Picture 4.12 PAE vs Input RF power 
PAE will be very similar to efficiency when the amplifier’s gain is high enough. 
But if the amplifier gain is relatively low power amount that is needed to drive 
input amplifier should be considered in a metric that measures amplifier’s 
efficiency. 
 
Picture 4.13 PAE vs output RF power 
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In picture 4.12 we can see maximum PAE it’s around 62% when input power is 
22,5dBm. From this point gain amplifiers begins to be low and obviously PAE 
begins to decrease. 
Another vision of this measure is analyzing PAE in front of output power (picture 
4.13), gain effect is more visible in this graphic. 
 
4.3.3 Consumption simulations 
This section shows us what the expected consumption of the power amplifier is 
in all of range operator. 
We have simulated high supply current vs Output power (picture 4.14). High 
supply current corresponds to drain source power.  
 
Picture 4.14 High supply current 
 
We can observe how amplifier demands a maximum continuous current of 
600mA. It’s a high consumption but we can obtain theoretically 40 dBm at the 
output of the circuit  
This simulation it is interesting if we have to design a specific source power 
from this amplifier. 
Maximum efficient point is related with maximum consumption point, for this 
reason it’s important to dispose a source power that provides at least the 
maximum current level needed by amplifier.  
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4.3.4 Simulations summary 
In this section we try to summarize all general parameters simulated previously 
in order to describe our simulated class E power amplifier. 
Table 4.1 shows in values off all simulations that they have been explained in 
previous sections. 
 
 
Table 4.1Simulated general parameters 
In simulated terms we can say that we expected a power amplifier with these 
characteristics: 
 Class Operation: E 
 Frequency operation: 2GHz 
 Max power output: 40dBm 
 Average gain: 20dB 
 Efficiency: about 60 - 65% 
Finally, we have to remark last column of table 4.1, it provides thermal 
dissipation (in watts) of the transistor. This value is important because we have 
to design a heat sink in order to avoid transistor damages. 
 
Measures   33 
5 Chapter 6. - Measures 
Once at this point we have to test our class E amplifier. We have used some 
precision instruments like multimeter, spectrum analyzer, generation function 
and a very high frequency oscilloscope.  
We have to follow some steps in a specific order to depict properly all 
characteristics of the amplifier. If you don’t take care connecting properly 
instruments to amplifier you can obtain wrong measures or maybe you can 
break the spectrum analyzer. 
Steps to follow: 
1. Connect output circuit to an attenuator and this to the spectrum analyzer. 
An attenuator is required because amplifier’s output power is more than 
limit power input of the spectrum analyzer (20dBm). 
2. Connect class E amplifier to a pre-amplifier in order to obtain very high 
input power. 
3. Connect both amplifiers to source power. You have to assure that correct 
voltage is arriving to gate and drain respectively. 
4. Connect input circuit to the output of the generation function. 
First time of depicting amplifier we have connected a DC block between 
amplifier and the spectrum analyzer in order to avoid continuous current flowing 
through the measure instrument due to a wrong assembly. 
 
Picture 5.1 Measure circuit assembly 
In a class E power it’s very important to define what type of measures you are 
going to do. You have to take it to account that it’s a switching amplifier then 
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you cannot test amplitude modulated signals because you eliminate any kind of 
modulation by reaching transistor compression point. 
We will characterize amplifier by using a pure sinusoidal tone and then 
analyzing phase delay and group delay in order to obtain its behavior in phase 
modulating signals. 
First measures we did were spectrum analysis, PAE, Efficiency and AM-AM 
graphic. All these measures have been done by using a pure sinusoidal tone. 
 
5.1 Spectrum analysis 
Spectrum analysis is the first measure that you have to do in order to your 
amplifier is working properly. 
First time we generate a 2GHz signal and we saw that amplifier worked. Then 
we searched maximum amplifier gain by changing signal input frequency. 
Finally we observed that maximum gain is produced at 1.65 GHz. In 
conclusions chapter we will talk about possible reason of simulated and real 
measures. 
Next measures have been done at this frequency because is the frequency 
where we can obtain best amplifier characteristics. 
 
Picture 5.2 Amplifier spectrum @1.65GHz 
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We have to mention that we have reached this frequency after made 
transmission lines thinner with a “Dremel” tool because initially maximum gain 
frequency were at 1.60GHz. 
In picture 5.2 we can observe how doesn’t appear any second order harmonics 
due to well-designed load network. 
Anyway we searched at what frequency load network doesn’t properly due to 
specific design. If we put an input signal of 1.2GHz load network cannot filter 
second order harmonic and this appear at 2.4GHz how we are expecting. 
 
 
Picture 5.3 Amplifier spectrum @1.2GHz 
 
5.2 Power & consumption analysis 
In power analysis section we have measured power parameters of the amplifier. 
A power test has been done and a strictly efficiency analysis too. 
In power test we have required a pre-amplifier at the input to do very high input 
power measures. 
For efficiency analysis we have used a hall probe due to very poor accuracy of 
a multimeter or the power source display. 
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Hall probe is based in a Hall Effect sensor. It is a transducer that varies its 
output voltage in response to changes in magnetic field. Hall sensors are used 
for proximity switching, positioning, speed detection, and current sensing 
applications. 
In its simplest form, the sensor operates as an analogue transducer, directly 
returning a voltage. 
Hall Effect sensor may require analog circuitry to be interfaced to 
microprocessors. These interfaces may include input diagnostics, fault 
protection for transient conditions, and short/open circuit detection. It may also 
provide and monitor the current to the Hall Effect sensor itself. There are 
precision IC products available to handle these features. 
5.2.1 AM-AM analysis 
AM-AM curve shows amplifier’s output power in front of it input power. This 
graphic help us to distinguish the linear zone and the maximum output power of 
the amplifier. 
 
Picture 5.4 AM-AM Curve 
We can see in picture 5.4 how linear zone arrives until an input power of 21 
dBm. Maximum amplifier output power is 35 dBm, 5dB less than simulated. 
Anyway, this final value is good enough for most transmission signal 
applications. 
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5.2.2 Efficiency & PAE 
Efficiency and PAE are the most significant measures of a class E amplifier. We 
have token a sample of the input power, current consumption and output power 
at the same time in order to calculate these curves. 
Initially we have used power source display to take a sample of the current 
consumption but we finally we have used a hall probe to obtain a more 
accuracy result. 
 
 
Picture 5.5 PAE & Efficiency curves with low pass filter in bias network 
 
Picture 5.5 show measured efficiency when low pass are implemented into the 
circuit. 
Resistances consumption affect in some way to the amplifier efficiency. 
Previous graphic had been measured using source display to take a sample of 
the current. 
Viewing poor results of this measure we decided to eliminate all resistance and 
capacitor of bias network in order to reduce current consumption. We assume a 
good and a very stable voltage provided by source power. 
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Picture 5.6 PAE & Efficiency curves without low pass filter in bias network 
In picture 5.6 we can see how we can reach an efficiency of 40% and a PAE of 
around 37-38% if we eliminate any resistance and capacitor in the bias network.  
Table of PAE and efficiency measures is show in annex B. 
PAE and efficiency achieved are not the same than expected and we can say 
that this amplifier is not a very efficient class E amplifier. 
There are some reasons to explain differences between simulated and 
measured results. One possible explanation is the transistor election. Proposed 
transistor is suitable for class A or class AB amplifiers but we have forced them 
to operate in class E mode changing it optimal behavior.  
Another possible reason is the used substrate. In the school it is only available 
one type of circuit material and possibly we could obtain better values with 
another substrate. 
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5.3 Phase 
Amplifier phase measures depending on frequency have been satisfactory. We 
have obtained a linear phase response in all designed band.  
 
 
Picture 5.7 Amplfiers’ phase 
In the graph we can appreciate a step how goes from -180º to 180, this step it’s 
only to maintain the graphic between these two values. 
These results convert our amplifier in a more versatile device amplifying any 
signal. It can amplify phase modulated signals like FM, QPSK… instead of 
amplify only a simple sinusoidal tone. 
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5.4 Group delay 
Group delay is a measure that computes signal transit time through a device in 
test. This measure is only done in a little frequency band (if you test only a pure 
sinusoidal tone you computes phase delay). 
Group delay is a useful distortion phase measure and it is calculated by phase 
variations and frequency variation ratio.  
Group delay variations can produce signal distortion, and deviations from linear 
phase too. This measure is just another way of looking the linear phase 
distortion. 
 
Previous expression tells us how to calculate group delay, Ф corresponds to 
phase angle and ω corresponds to the frequency. 
In picture 5.8 we can see how group delay is about 4.5 ns. We obtain this value 
due to pre-amplifier connection. It’s not important if there is any delay but if 
there it is constant. 
 
Picture 5.8 Group delay 
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We can amplify previous picture if there is any group delay variation. This detail 
is showed in picture 5.9. We appreciate only a variation of 1.5ns. 
 
Picture 5.9 Group delay amplification 
Overall group delay measure is good enough because we have to be in mint 
that a previous amplifier is connected and it can introduce some variations in 
the measure. 
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6 Chapter 7.- Conclusions 
This master thesis has allowed us to make a power amplifier following all the 
steps. After that we could check if the amplifier had the same behavior than  the 
simulated. 
During design stage guidelines has been followed with no difficulties. We had 
some papers talking about class E amplifiers and we based on it. Load network 
is the most difficult piece and we have used some pre-designed network 
published in these papers. 
The simulated results were hopeful. All design works perfectly in the simulated 
domain. Some amplifier simulated characteristics were: 
 Max. Output: 40dBm 
 Efficiency: 65% 
 PAE: 65% 
 Gain: 20dBm 
During the assembly phase, we found several problems that maybe we hadn’tt 
found the optimal solution. We had found a limitation in the material to make  
the circuit because we only had a single type, Ro4000 (see Appendix C), the 
simulations had based on this material but we don’t know what had happened if 
we had used another material with higher permittivity, therefore, it would 
allowed us working with shorter transmission lines. 
The measures results have not been similar to the simulated ones. We have 
design an operation frequency of 2GHz and we have obtained a work frequency 
of 1.65 GHz. This difference is due to the fact we have simulated a substrate 
with 1mm thickness and the real substrate has only 0.8mm. Transmission lines 
design with 0.8mm material was not viable to implement by machine. 
Another difference with simulated values is the efficiency and PAE. We have 
obtained 25% less than expected. Is it a very high difference but we have only 
made an attempt and we have used a transistor design to operate in A or AB 
class amplifier. 
The last difference is the maximum output power expected. We have obtain 
5dB less than expected. This difference don’t affect at any application if you 
want to use this amplifier on this. However, we could say we made a suitable 
solution for our amplifier. 
Some measures have been done without any previous simulation. These 
measures are: phase and group delay. We have obtain a high linearity phase 
and a constant group delay in our amplifier.  
It would make a statement about the laboratory instruments. They allowed us to 
perform basic measurements, but working at frequencies of 2GHz and / or 
powers higher than 10dBm we haven’t correctly characterized some aspects of 
the amplifier. The power measures have been limited in their accuracy because 
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the signal generator had a maximum power of 10dBm; it still could be used to 
characterize our amplifier through another one as pre-amplifier. 
In general our class E amplifier has the following specifications: 
 Gain: 20dB 
 Efficiency: about 40% 
 PAE: about 40% 
 Max. ouput power: 35 dBm 
 Phase response: lineal in operation band 
 Group delay: constant in operation band 
From an educational point of view, this master thesis has highlighted some 
shortcomings in basic knowledge of hardware design. In at certain moments of 
the project we have acquired some new concepts for students in order to 
continue with the design. The manipulation of RF elements implies an added 
value to the thesis because of not-controlled effects in high frequencies. 
Our main goal has been done. We have design and assembled a class E 
amplifier that it can be used for any application 
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ANNEX A. ASSEMBLY 
 
Picture A.0.1 Final circuit 
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Picture A.0.2 Output attenuators 
 
Picture A.0.3 Pre amplifier circuit 
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Picture A.0.4 Oscilloscope 
 
 
Picture A.0.5 Signal generator 
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Picture A.0.6 Source power 
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ANNEX B. MEASURES 
 
Picture B.0.1 Final spectrum 
 
 
Picture B.0.2 Output waveform 
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Table B.1 Measured values 
 
Available 
Source Power 
(dBm)
Available Source 
Power (mW)
Output power 
(dBm)
Output power 
(mW)
Transducer 
Power Gain
DC Power 
Consumption 
(mW)
Efficiency
Power Added 
Efficiency
0 1 15,6 36,30780548 15,6 1650 2,20 2,14
0,5 1,122018454 16,1 40,73802778 15,6 1650 2,47 2,40
1 1,258925412 16,6 45,70881896 15,6 1650 2,77 2,69
2 1,584893192 17,6 57,54399373 15,6 1670 3,45 3,35
3 1,995262315 18,6 72,44359601 15,6 1690 4,29 4,17
4 2,511886432 19,6 91,20108394 15,6 1750 5,21 5,07
5 3,16227766 20,6 114,8153621 15,6 1840 6,24 6,07
6 3,981071706 21,51 141,579378 15,51 1970 7,19 6,98
7 5,011872336 22,5 177,827941 15,5 2130 8,35 8,11
8 6,309573445 23,4 218,7761624 15,4 2300 9,51 9,24
9 7,943282347 24,26 266,6858665 15,26 2500 10,67 10,35
10 10 25 316,227766 15 2700 11,71 11,34
11 12,58925412 26 398,1071706 15 3000 13,27 12,85
12 15,84893192 26,88 487,5284901 14,88 3300 14,77 14,29
13 19,95262315 27,67 584,7900841 14,67 3490 16,76 16,18
14 25,11886432 28,38 688,6522963 14,38 3600 19,13 18,43
15 31,6227766 29,32 855,0667129 14,32 3920 21,81 21,01
16 39,81071706 30,14 1032,761406 14,14 4410 23,42 22,52
17 50,11872336 31 1258,925412 14 4880 25,80 24,77
18 63,09573445 31,87 1538,15464 13,87 5420 28,38 27,22
19 79,43282347 32,72 1870,68214 13,72 5900 31,71 30,36
20 100 33,41 2192,804935 13,41 6530 33,58 32,05
21 125,8925412 34,04 2535,12863 13,04 7200 35,21 33,46
22 158,4893192 35 3162,27766 13 8111 38,99 37,03
23 199,5262315 35,1 3235,936569 12,1 8100 39,95 37,49
  
 
 
 
 
